

Use the following parameters in the Select a Component (PLD Mode) window.

Right-click the diagram and select Place Component….The next step is to describe the logic for the OR gate. You are now ready to add logic to the PLD schematic. The PLD schematic appears with all inputs on the left-hand side and all outputs on the right-hand side as shown in the figure below.Select Finish to create the PLD schematic with the inputs and outputs populated. Toggle any predefined connectors that you would like to have available in Multisim when designing the FPGA logic for this example, just leave the default selections. Note that these do not affect the physical device, and they are used only for simulation. Select the desired simulation parameters for the Default operating voltages.The PLD part number should always be XC3S500E because this is the Xilinx FPGA that is used on the DEFB. Modify the PLD design name as desired.They are the same FPGA target, but the 7-Segment version has a 7-Segment LED populated on the board as an indicator. Select Use standard configuration and ensure that Digital Electronics FPGA Board or NI Digital Electronics FPGA Board (7 Segment) is selected.

Open Multisim 12.0 and navigate to File»New»PLD Design….This configuration file is configured to automatically map Multisim signals to the appropriate pins on the FPGA. In this example, use the standard configuration for the DEFB. The first step is to create a new PLD design in Multisim. Step 1: Create a New PLD Design in Multisim Verify the version compatibility in the release notes for earlier releases of Multisim.

Note: You may use earlier versions of Multisim with earlier versions of Xilinx ISE Tools.
